rezso/VLSI

Project ID: 47112

Build 6094197

General Information

Status:
succeeded - Successfully built.
Submitted:
2023-06-19 01:43 UTC (1 year, 4 months ago)
Started:
2023-06-19 01:44 UTC (1 year, 4 months ago)
Finished:
2023-06-19 01:57 UTC (1 year, 4 months ago)
Build time:
13 minutes
Build timeout:
2 days
Networking enabled:
True
Directory:
VLSI
Built by:
rezso

Source

Package:
openlane
Version:
2023.06.19-20230618.0.gita9e3f689
Source Type:
SRPM or .spec file upload
File Name:
openlane-2023.06.19-20230618.0.gita9e3f689.src.rpm