rezso/HDL

Project ID: 46761

Package: python-fpga-interchange

General Information

Default Build Source

Source Type:
No default source
Build ID Package Version Submitted Build Time Status
2526151 0.0.17-20210803.git4509be7.fc35 3 months ago 6 minutes succeeded
2676826 0.0.17-20210827.gita2958b1.fc36 3 months ago 11 minutes succeeded
2680676 0.0.17-20210901.gitcf1dc19.fc36 2 months ago 3 minutes succeeded
2684329 0.0.17-20210907.gite5fb86c.fc36 2 months ago 4 minutes succeeded
2684338 0.0.17-20210907.gite5fb86c.fc36 2 months ago 4 minutes succeeded
2688741 0.0.17-20210908.git5004f1c.fc36 2 months ago 4 minutes succeeded
2842168 0.0.20-20210923.gitbd3d5d1.fc36 2 months ago 14 minutes succeeded
2880421 0.0.20-20211007.git1959b40.fc36 a month ago 7 minutes succeeded
2888297 0.0.20-20211013.git31aacbf.fc36 a month ago 3 minutes succeeded
2906185 0.0.20-20211015.git267fc38.fc36 a month ago 5 minutes succeeded
2931547 0.0.20-20211025.git912aafa.fc36 26 days ago 27 minutes succeeded
2941609 0.0.20-20211109.gitb13ee55.fc36 22 days ago 6 minutes succeeded

Status Badge

HTML Code:
Markdown Code: